



1/13




[illegible]

3/13



4/13




5/13


Fig. 5  
Error

0x 8210 BEEP

PCI Bus



6/13



7/13






Fig. 8





9/13

Fig 9



10/13

Fig. 10

[MS order here not relevant]

				TYPE CS EVENT	Port		Seq number
BASE OF PCI ADDRESS	48 BYTE DEST ETHERNET ADDRESS	16 bit DEST CUSTER ADDRESS		TYPE CS	nonce	aperture index	SEQ number
"	"	4 byte DEST IP ADDRESS		TYPE IP	PORT		H

PCI

Ethernet Packet

OUTGOING APERTURES

11/13

Fig. 11

incoming apertures


aperture index	name	Seq number	TYPE CI	Source current address	Source Ethernet address	SIZE	Base of PCI address for aperture
Port		Seq number	TYPE CIF Event	Source IP address	Source Ethernet address		Pointer to descriptor for each queue
"		"	TYPE IP	"	"		Pointer to descriptor variable data queue

Ethernet Packet

→ PCI

12/13

Fig. 12



13/13

